Mach Speed Technologies Eclipse Touch 2.8V Podręcznik Użytkownika Strona 122

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 235
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 121
Interfacing DDR2 and DDR3 Memories with the i.MX53 Processor
i.MX53 System Development User’s Guide, Rev. 1
6-4 Freescale Semiconductor
Figure 6-3. DDR3 Memory Connection
6.3 Configuring the DDR2 JTAG Script
The following code shows an example of how to configure the DDR2 memory for the i.MX53 processor:
Example 6-1. DDR2 JTAG Script Configuration
//*==========================================================================================
======
//* Copyright (C) 2010, Freescale Semiconductor, Inc. All Rights Reserved
//* THIS SOURCE CODE IS CONFIDENTIAL AND PROPRIETARY AND MAY NOT
//* BE USED OR DISTRIBUTED WITHOUT THE WRITTEN PERMISSION OF
//* Freescale Semiconductor, Inc.
//*==========================================================================================
======
// Initialization script for Rita CPU2 Board
// Version 1.0
//*==========================================================================================
======
Przeglądanie stron 121
1 2 ... 117 118 119 120 121 122 123 124 125 126 127 ... 234 235

Komentarze do niniejszej Instrukcji

Brak uwag